

LCFC Confidential

BYG43

Lenovo Yoga 700 (14)

NM-A601 REV1.0

Haydn SKL M/B Schematics Document

INTEL SKYLAKE-U Platform

INTEL SKL U-series CPU + DDR3L DIMM+ NV N16S-GT


2015-07-20

REV:1.0

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2014/01/11	Deciphered Date	2013/11/08	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				C	Haydn-S
				Date:	Wednesday, July 22, 2015
				Sheet	1 of 45
				Rev	1.0



Yoga 700(14) Block diagram



Power Plane State	B+ +3VL +5VLP	+3VALW +5VALW	+3VALW_PC	+1.35V	+5VS +3VS +1.5VS +1.05VS +0.68VS +CPU_CORE	+1.35V_CPU
S0	0	0	0	0	0	0
S3	0	0	0	0	X	0
DS3	0	0	X	0	X	X
S5 S4/AC Only	0	0	0	X	X	X
S5 S4 Battery only	0	X	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X	X

SMBUS Control Table

SM Bus address

PCIE PORT LIST

USB Port Table

USB20		USB30		
EXHCT/XHCT	0	CAMERA	1	Left USB
	1	Right USB	2	Right USB
	2	Left USB	3	X
	3	CARD READER	4	X
	4	BT		
	5	Sensor		
	6	TOUCH PANEL		
7	DC_IN combo USB2.0			

BOM Structure		BOM Structure	
DAB@	PCB	MIRROR@	EC Mirror-code enable
UMA@	UMA SKU part	UNMIRROR@	EC Mirror-code disable
DEBUG@	DEBUG CARD Part	OPT@	Discrete GPU SKU part
ME@	ME part(connector, hole)	N15SG@	For N15S-GT GPU part
RF@	RF request	GC6@	GC62.0 support part
EMC@	EMC request	RANKA@	For VRAM RankA part
CD@	COST DOWN Part		
REV@	RESERVER Part		

[illegible][illegible]





PCB	PCB BYG43 NM-A601 NS-A601/A602	HDMI LOGO USB30 LOGO
CPU	Intel i5-6200U 2.3G/2C/3M Intel i7-6500U 2.5G/2C/4M	
VRAM	HYNIX 2G MICRON 2G SAMSUNG 2G	


Security Classification	LC Future Center Secret Data			Title	
Issued Date	2014/01/11	Deciphered Date	2013/11/08	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C Document Number Haydn-S Date: Thursday, July 23, 2015 Sheet 3 of 46 Rev 1.0	

SKL-U interleaved,


Vinafix.com

DDR4_DQ[63:0] 16
DDR4_DQS[7:0] 16
DDR4_DQS[7:0] 16






Security Classification		LC Future Center Secret Data		Title	
Issued Date	2014/12/11	Deciphered Date	2015/1/21	MPC (MISC, JTAG, SPI, LPC, MPC)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	Haydn-S		Rev	1.0
Date	Wednesday, July 22, 2015	Sheet	8	of	48



Pin Name	Strap Description	Configuration	Default Value	When Sampled
SPKR / GPP_B14	Top Swap Override	Internal PD 0 = Disable "Top Swap" mode. (Default) ★ 1 = Enable "Top Swap" mode.	0	Rising edge of PCH_PWROK
GSPI0_MOSI / GPP_B18	No Reboot	Internal PD 0 = Disable "No Reboot" mode. (Default) ★ 1 = Enable "No Reboot" mode	0	Rising edge of PCH_PWROK
GSPI1_MOSI / GPP_B22	Boot BIOS Strap Bit BBS	Internal PD 0 = SPI (Default) ★ 1 = LPC	0	Rising edge of PCH_PWROK

Vinafix.com

check the Pull up resistor









PCIE CLK0 GPU

18 CLK_PCIE_GPU#
18 CLK_PCIE_GPU
18 GPU_PCIE_CLKREQ#

PCIE CLK5 WLAN


31 CLK_PCIE_WLAN#
31 CLK_PCIE_WLAN
31 WLAN_CLKREQ#



check if need to change to 1M_0402_1% follow PD6, CRB is 1M_0402_5%





Security Classification			
LC Future Center Secret Data			
Issued Date	2014/12/11	Deciphered Date	2015/12/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			


Title		Size	
MCP (CSI2,EMMC,CLOCK)		Document Number	
Custom		Haydn-S	
Date: Wednesday, July 22, 2015		Rev 1.0	
Sheet 9		of 46	







[illegible]

Security Classification				LC Future Center Secret Data				Title							
Issued Date		2014/12/11		Deciphered Date		2015/12/11		MCP (CPU PWR1)							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.										Size Custom		Document Number Haydn-S		Rev 1.0	
Date:		Wednesday, July 22, 2015				Sheet		11		of 46					




Security Classification				LC Future Center Secret Data				Title	
Issued Date		2014/12/11		Deciphered Date		2015/12/11		MCP (CPU PWR2)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RADIATION CONTROL AND PROTECTION TO ANY OTHER DIVISION OF THE AECOM COMPANY, INC. WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER. THIS SHEET MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size		Custom		Document Number		Haydn-S		Rev 1.0	
Date:		Wednesday, July 22, 2015		Sheet		12		of 46	





Security Classification	LC Future Center Secret Data			Title		
Issued Date	2014/12/11	Deciphered Date	2015/12/11	MCP (VSS)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size	Rev
					Custom	1.0
						
					Date:	Wednesday, July 22, 2015
					Sheet	1.4 of 46

Pin Name	Strap Description	Configuration	Default Value
CFG[4]	Display Port Presence strap	-1 = eDP Disabled -0 = eDP Enabled *	1



Security Classification		LC Future Center Secret Data		Title		
Issued Date	2014/12/11	Deciphered Date	2015/12/11	MCP (CFG,RESERVED)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
				Size	Document Number	Rev
				Custom	Haydn-S	1.0
				Date:	Wednesday, July 22, 2015	Sheet
						15 of 46

N15x GPIO

GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	-	FB Enable for GC6 2.0
GPIO1	OUT	N/A	
GPIO2	OUT	N/A	
GPIO3	OUT	N/A	
GPIO4	OUT	N/A	
GPIO5	OUT	N/A	GPU power sequencing---3V3_MAIN_EN
GPIO6	IN	-	GPU wake signal for GC6 2.0
GPIO7	OUT	N/A	
GPIO8	I/O	-	System side PCIe reset Monitor
GPIO9	I/O	N/A	2.2K Pull-up
GPIO10	OUT	N/A	
GPIO11	OUT	-	GPU Core VDD PWM control signal
GPIO12	IN		AC Power Detect Input (10K pull High)
GPIO13	OUT	-	Phase Shedding
GPIO14	IN	N/A	
GPIO15	IN	N/A	
GPIO16		N/A	
GPIO17	IN	N/A	
GPIO18	IN	N/A	
GPIO19	IN	N/A	
GPIO20		N/A	
GPIO21	OUT		GPU PCIe self-reset control
OVERT	OUT		Active Low Thermal Catastrophic Over Temperature

Performance Mode P0 TDP at Tj = 102 C* (DDR3)


Products	GPU (4)	Mem (1.5)	NVCLK /MCLK	NVVDD			FBVDD (1.35V)		FBVDDQ (GPU+Mem) (1.35V)		PCI Express (1.05V) (6)		I/O and PLLVDD (1.05V)		Other (3.3V)	
	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)
N14X 128bit 2GB DDR3	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD

N15x Multi-level Straps


Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	+3VGS	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_S0	+3VGS	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VGS	Reserved(keep pull-up and pull-down footprint and stuff 50kohm pull-up)			
STRAP1	+3VGS	Reserved(keep pull-up and pull-down footprint and not stuff by default)			
STRAP2	+3VGS				
STRAP3	+3VGS				
STRAP4	+3VGS				

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

N15V-GM Power Sequence




N15S-GT Power Sequence



N15x Binary Straps

Physical Strapping pin	Power Rail	Strap Mapping
ROM_SCLK	+3VGS	SMB_ALT_ADDR
ROM_SI	+3VGS	SUB_VENDOR
ROM_S0	+3VGS	VGA_DEVICE
STRAP0	+3VGS	RAM_CFG[0]
STRAP1	+3VGS	RAM_CFG[1]
STRAP2	+3VGS	RAM_CFG[2]
STRAP3	+3VGS	RAM_CFG[3]
STRAP4	+3VGS	PCIE_MAX_SPEED



Security Classification				LC Future Center Secret Data		Title		
Issued Date	2013/08/08	Deciphered Date	20140213		N15X_PCIE/DAC/ GPIO			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Size		
						Custom	Document Number	Rev
						Haydn-S		1.0
						Date:	Wednesday, July 22, 2015	Sheet 18 of 46

Symbol update to GPI08

VCCSENSE_VGA → VCCSENSE_VGA 43

trace width: 16mils
differential voltage sensing.
differential signal routing.

TEST

TESTMODE
JTAG_TCK
JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TRST_N


AD9
AES
AE6
AF6
AD6
AG4

TESTMODE
1 OPT@
2 RV52
10K_0402_5%


TV1
TV2
TV3
TV4
1 OPT@
2 RV53
10K_0402_5%

SERIAL



ROM_CS_N D12
ROM_SI B12 ROM SI TV5 25
ROM_SO A12 ROM SO 25
ROM_SCLK C12 ROM_SCLK 25



Symbol update to FBVDDQ_A0N
H24/H26/J21/K21




POWER





PEX_IOVDD/Q Decoupling		
MLCC	N15S-GT	
1.0uF	1	
4.7uF	1	
10uF	1	
22uF	1	





CALIBRATION PIN		DDR3
FB_CAL_x_PD_VDDQ	40.20hm	
FB_CAL_x_PU_GND	42.20hm	
FB_CAL_xTERM_GND	51.10hm	


+3.3VS TO +3VG_AON




+3.3VS TO +3VGS












	Rank0			
Address	0..31	32..63		
FBX_CMD0	CS0#			
FBX_CMD1				
FBX_CMD2	ODT0			
FBX_CMD3	CKE0			
FBX_CMD4	A14	A14		
FBX_CMD5	RST	RST		
FBX_CMD6	A9	A9		
FBX_CMD7	A7	A7		
FBX_CMD8	A2	A2		
FBX_CMD9	A0	A0		
FBX_CMD10	A4	A4		
FBX_CMD11	A1	A1		
FBX_CMD12	BA0	BA0		
FBX_CMD13	WE	WE		
FBX_CMD14	A15	A15		
FBX_CMD15	CAS#	CAS#		
FBX_CMD16		CS1#		
FBX_CMD17				
FBX_CMD18		ODT1		
FBX_CMD19		CKE1		
FBX_CMD20	A13	A13		
FBX_CMD21	A8	A8		
FBX_CMD22	A6	A6		
FBX_CMD23	A11	A11		
FBX_CMD24	A5	A5		
FBX_CMD25	A3	A3		
FBX_CMD26	BA2	BA2		
FBX_CMD27	BA1	BA1		
FBX_CMD28	A12	A12		
FBX_CMD29	A10	A10		
FBX_CMD30	RAS#	RAS#		
FBX_CMD31				
FBX_CMD32				
FBX_CMD33				
FBX_CMD34	DBG0			
FBX_CMD35	DBG1			





	Rank0		
Address	0..31	32..63	
FBx_CMD0	CS0#		
FBx_CMD1			
FBx_CMD2	ODT0		
FBx_CMD3	CKE0		
FBx_CMD4	A14	A14	
FBx_CMD5	RST	RST	
FBx_CMD6	A9	A9	
FBx_CMD7	A7	A7	
FBx_CMD8	A2	A2	
FBx_CMD9	A0	A0	
FBx_CMD10	A4	A4	
FBx_CMD11	A1	A1	
FBx_CMD12	BA0	BA0	
FBx_CMD13	WE	WE	
FBx_CMD14	A15	A15	
FBx_CMD15	CAS#	CAS#	
FBx_CMD16		CS1#	
FBx_CMD17			
FBx_CMD18		ODT1	
FBx_CMD19		CKE1	
FBx_CMD20	A13	A13	
FBx_CMD21	A8	A8	
FBx_CMD22	A6	A6	
FBx_CMD23	A11	A11	
FBx_CMD24	A5	A5	
FBx_CMD25	A3	A3	
FBx_CMD26	BA2	BA2	
FBx_CMD27	BA1	BA1	
FBx_CMD28	A12	A12	
FBx_CMD29	A10	A10	
FBx_CMD30	RAS#	RAS#	
FBx_CMD31			
FBx_CMD32			
FBx_CMD33			
FBx_CMD34	DBG0		
FBx_CMD35	DBG1		



Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VGS	S0R3_EXPOSED	S0R2_EXPOSED	S0R1_EXPOSED	S0R0_EXPOSED
ROM_S1	+3VGS	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_S0	+3VGS	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VGS	Reserved(keep pull-up and pull-down footprint and stuff 50Kohm pull-up)			
STRAP1	+3VGS	Reserved(keep pull-up and pull-down footprint and not stuff by default)			
STRAP2	+3VGS				
STRAP3	+3VGS				
STRAP4	+3VGS				

Resistor Values	Pull-up to +3VGS	Pull-down to Gnd
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

N15x Binary Straps

Physical Strapping pin	Power Rail	Strap Mapping
ROM_SCLK	+3VGS	SMB_ALT_ADDR
ROM_S1	+3VGS	SUB_VENDOR
ROM_S0	+3VGS	VGA_DEVICE
STRAP0	+3VGS	RAM_CFG[0]
STRAP1	+3VGS	RAM_CFG[1]
STRAP2	+3VGS	RAM_CFG[2]
STRAP3	+3VGS	RAM_CFG[3]
STRAP4	+3VGS	PCIE_MAX_SPEED

DEVID_SEL	
0	(Default)
1	

PCIE_CFG	
0	(Default)
1	









SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)


VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)

X76


GPU	FB Memory (DDR3)		ROM_SI	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N16S-GT	Hynix 900MHz	H5TC4663CFR-N0C	0x2	PD 4.99K	PD 4.99K	PU 49.9K	Un-stuff	Un-stuff	Un-stuff	Un-stuff
		256M x 16	PD 15K							
	Micron 900MHz	MT41J256M16HA-093G:E	0x4							
		256M x 16	PD 24.9K							
	Samsung 900MHz	K4W4G1646E-BC1A	0x1							
		256M x 16	PD 10K							
	Hynix 900MHz	H5TC2663FFR-11C	0x9							
		128M x 16	PU 10K							
	Micron 900MHz	MT41J128M16JT-093G:K	0xA							
		128M x 16	PU 15K							
	Samsung 900MHz	K4W2G1646Q-BC1A	0xB							
		128M x 16	PU 20K							

VRAM	X76	VRAM P/N
Samsung	X7607312002	SA000063F20
Micron	X7607312003	SA000060I10
Hynix	X7607312001	SA00007DU10







NEW symbol for Haydn 0604




When use ISH change RG911/RG910 to 1K

G-SENSOR




JIO HDA CARDREADER USB CONN

Vinafix.com






RA28
Add for Beep Noise on 5/21





CARD READER
Left USB_CONN





RA28 Close to JIO





NEW symbol for Haydn 0609









	BT on module Enable	BT on module Disable
* BT_CTRL	H	L
PCH_BT_ON#	L	H

[illegible]



For EMC

Security Classification	LC Future Center Secret Data			Title	CONN/WLAN&KB&PWR&C	
Issued Date	2014/01/11	Deciphered Date	2013/11/06	2019 Document Number	Haydn-S	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPETENT AGENCY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				2019	1.0	




Nuvoton thermal sensor


Address 1001_100xb




REMOTE1+/-:
Trace width/space:10/10 mil
Trace length:<8"




Rotation button




Vol up/down button




Vol up/down button





NOVO button





ON/OFF button




Touch Pad Connector








JUSB30										ME@									
8	USB30_TX_P2	C185	1	2USB30_TX_R_P2	R880	1	2	0	0.402	5%	USB30_TX_P2_CON	9	SSTX+						
	+SV USB30																		
	0	1U	0.402	10V6-K															
8	USB30_TX_N2	C186	1	2USB30_TX_R_N2	R881	1	2	0	0.402	5%	USB30_TX_N2_CON	8	SSTX-						
	0	1U	0.402	10V6-K															
8	USB20_N1			USB20_N1	R876	1	2	0	0.402	5%	USB20_N1_CON	7	SSTX+						
8	USB20_P1			USB20_P1	R877	1	2	0	0.402	5%	USB20_P1_CON	7	SSTX-						
8	USB30_RX_P2			USB30_RX_P2	R878	1	2	0	0.402	5%	USB30_RX_P2_CON	6	SSTX+						
8	USB30_RX_N2			USB30_RX_N2	R879	1	2	0	0.402	5%	USB30_RX_N2_CON	5	SSTX-						
																DEREN_40-42039-00901RHF-L			





NEW symbol for Haydn 0604

[illegible]

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2014/01/11	Deciphered Date	2013/11/08	CONN(MSATA&USB30&USB 3.0)CFC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Rev
				Document Number	1.0
				Haydn-S	
Date:		Wednesday, July 22, 2015		Sheet	33 of 46




For High speed signal cross moat concern.



0801 DF8需求新增

PAD_CT6P0B7P0D3P6




PAD_CT6P0



PAD_C7P0D4P3



PAD_RT4P0X2P0



PAD_C7P0D5P6



PAD_C7P0D2P3



PAD_CT7P0ShapeB7P0X8P25D2P3




PAD_ShapeT6P0X5P5



PAD_02P7X2P2D2P7X2P2N



PAD_C2P2D2P2N



SDV

1/19:
1.Firstly initial

1/21:
1.PCH ISH reserve sensor solution

1/22:
1.U8 USB power switch change to AP22802BW5-7_SOT25-5
from AP2820CMMTR-G1_MS0P8

1/28:
1.EC change to IT8986 from IT8386

2/4
1.EC_ON change to GPJ1
2.GPU 1.05VGS source change to +1.0VALW
3.BAT_I change to GPI3
4.CPU_VR_READY change to GPI0
5.EC_VR_ON change to GPA7
6.EC_VCCIO_EN change to GPJ2
7.VGA_AC_DET change to GPJ3
8.VGA 1.05VGS HW load switch del

2/9
1.Add VDDQ_PG00D to EC GPJ3

2/10
1.RC138,QC6,RC136 change to unmount
2.RC1599 change to mount
3.U9 change to AP22802AW5-7_SOT25-5 from AP2821KTR-G1_SOT23-5

2/11 **
1.Add SH1/SH2/SH3 shielding
2.RC1585 unmount,RC1586 mount

2/12
1.Del C224/C225/C217/C218/C226/C220
2.RC157/RC178 change to unmount
3.Del PR138,Add PR1015/PR1016
4.Del PD109/PD110 Add PD111
5.Add PR1017

2/13
1.Del TP203/TP172/TP173/TP177/TP178
2.Del UC8/RC1591/DC2/CC1247/JC2/CC1248
3.Del UC7/RC1590/DC3/CC1245/RC1592/CC1246
4.QC12/QC16 change to A05804EL_SC89-6 from 2N7002KDWH_SOT363-6
5.QC13/QC14 change to DMG1012T-7_SOT523-3 from 2N7002KW_SOT323-3

2/24
1.JDDR1.181 change to DDRA_DQ56 from DDRA_DQ61
2.JDDR1.180 change to DDRA_DQ61 from DDRA_DQ56
3.JDDR1.191 change to DDRA_DQ62 from DDRA_DQ59
4.JDDR1.192 chnase to DDRA_DQ62 from DDRA_DQ62
5.JDDR1.194 change to DDRA_DQ59 from DDRA_DQ58
6.RC59 change to @

2/25
1.Add JDEBUEG connector for Intel ISH debug
2.VRAM Hynix change to H5TC4G63CFR-N0C
3.VRAM Samsung change to K4W4G1646E-BC1A
4.CC165 change to @
5.CC57 change to 1uF from 0.1uF and mount
6.U56 VIN1/VIN2,VOUT1/VOUT2 swap

2/28
1.Del TP197,TP198,TP200,TP40,TP141,TP44,TP189,TP191,TP196,
TP183,TP185,TP184,TP181,TP194,TP187,TP182,TP188,TP193,TP190,TP192,TP201,TP195,TP186,TP236

3/2 *****
1.Del RC1596,RC1597,Add RPC68
2.Change RPC4 to 10K_0404_4P2R_5% from 10K_0804_8P4R_5%
3.Change UV2 to 74LVC1G08SE-7_SOT353-5 from 74LVC1G08GW_SOT353-1-5

3/3
1.JDEBUEG change to ELC0_006238018410846+
2.Reserve RE720 for CPU_VR_READY pull high +3VS
3.UTPM1 change to Z3Z4320TC_TSSOP28 from ST332P24AR28PVSP_TSSOP28
4.RTPM2 change to 10K from 4.7K
5.Del RE214/RE215/RE708,Del RE690/RE691@
6.Add RE721/RE722 10K pull high +3VS
7.Del VDDQ_PG00D Add EC_SENSOR_INT
8.WIN8_BUTTON# change to EC PIN A8, CHG_MOD1 change to EC PIN B7
9.Add EC_I2C_DAT4 to EC PIN M3, Add EC_I2C_CLK4 to EC PIN N2
10.Add RPC69/RC2533/RC2534/QC45

3/4
1.RE10 pin2 change to EC_SENSOR_INT from EC_ON_5V
2.Update JDEBUEG symbol
3.Reserve CC1255, C1957/C1958/C226/C1959/C1960/C1961/C1962/C1963/C1964/C1965 for EMC


3/5
1.Del TP90/TP92



3/9
1.Add RC2535 0ohm, Add RC2536 1K to GND

3/10
1.H17 change to PAD_CT7P0ShapeB7P0X8P25D2P3 from PAD_C7P0D2P3

3/11
1.RC64 change to @ from ES@
2.CC23 change to @

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2014/01/11	Deciphered Date	2013/11/08	HW_Change_List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Haydn-S	
				Date	Wednesday, July 22, 2015
				Sheet	36 of 46
				Rev	1.0






3VALWP VFB=2V TDC 5A Fsw=350KHZ OCP: 7.8A~9.5A	5VALWP TDC 5A Fsw=300KHZ OCP: 7.8A~9.5A
--	--

Security Classification		LC Future Center Secret Data				Title			
Issued Date		2014/02/20		Deciphered Date		2014/02/20			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size		Document Number		Haydn-SKL				Rev 1.0	
Date:		Wednesday, July 22, 2015				Sheet 39 of 46			

1/27: Please double-side mount PC302,PC303 to avoid EE noise.

1/28: Change PC302,PC303 from SE00000QK00 10U 25V 0805 H0.85 to SE000011I00 10U 16V 0805 H0.85 .




+1.35VP
Vout=1.367V
Iocp min=13A fro DIS SKU
Iocp min=6A fro UMA SKU

Security Classification	LC Future Center Secret Data		Title		
Issued Date	2014/01/11	Deciphered Date	2013/11/08		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Size	Document Number	Rev
				Haydn-SKL	1.0
			Date	Wednesday, July 22, 2015	Sheet 40 of 45


1/27: Please double-side mount PC402,PC403 to avoid EE noise.
1/28: Change PC402,PC403 from SE00000QK00 10U 25V 0805 H0.85 to SE000011I00 10U 16V 0805 H0.85 .

Fsw=800KHZ
Vfb=0.6V
Vout=1.051V
OCP:12A




Security Classification	LC Future Center Secret Data		Title
Issued Date	2014/01/11	Deciphered Date	2013/11/08
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Size
			Document Number
			Haydn-SKL
			Rev
			1.0
			Date
			Wednesday, July 22, 2015
			Sheet
			41 of 45

Vinafix.com




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2014/01/11	Deciphered Date	2013/11/08	PWR_+1.8VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Custom	Haydn-SKL
				Date	Wednesday, July 22, 2015
				Sheet	42 of 46
				Rev	1.0



1/27: Please double-side mount PC802,PC803 to avoid EE noise.


1/28: Change PC802,PC803 from SE00000QK00 10U 25V 0805 H0.85 to SE000011I00 10U 16V 0805 H0.85 .



1/27: Please double-side mount PC830,PC831 to avoid EE noise.


1/28: Change PC830,PC831 from SE00000QK00 10U 25V 0805 H0.85 to SE000011I00 10U 16V 0805 H0.85 .

2/9: Change PC802 from PCMB063T-R47MS to PCMB053T-R47MS for layout limit.



1/27: Please double-side mount PC842,PC843 to avoid EE noise.

1/28: Change PC842,PC843 from SE00000QK00 10U 25V 0805 H0.85 to SE000011I00 10U 16V 0805 H0.85 .



Vinafix.com



Security Classification		LC Future Center Secret Data		Title							
Issued Date		2014/01/11	Deciphered Date		2013/11/08		PWR_Change list				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							Size	Document Number	Rev		
						C	Haydn-SKL	1.0			
						Date:	Wednesday, July 22, 2015	Sheet	46	of	46